

特許願 (22)

50      4 : 10 :

- ⑪特開昭 51-118392

④3公開日 昭51.(1976)10.18

②特願昭 50-43972

②出願日 昭50.(1975)4.10

審査請求      未請求      (全4頁)

庁内整理番号

7210 57

7216 57

6420 37

⑤②日本分類

495H0

995C1

995)E3

⑤ Int. Cl<sup>2</sup>.

Holl 21/90

4011 29/78

半波体徑の開口角方法

## 2、 研究内容与方法

一 四角形半口体を逐次縮小して成した二角化型を以て上へ、この二角化型を以て比し、全数四角の小なる四角体を成して二角口を形成する工組と、この二角口を逐次的に縮小して全角とし、四角半口体形成の一部を占める工組と、四角半口体形成の口出部を以て四角口を形成する工組と、この四角口および二角口上へ四角口を口出しして四角形の四角口を形成する工組と、四角四角口をマスタとして、四角四角口を逐次的に縮小して四角形成を口出し、所定値を形成する工組と、少くとも上記半口体形成および四角口上へ四角口を形成した四角、四角コンタクトのための孔を逐次的に縮小する工組と、全口形成を形成する工組とを口入

たことを符号とする半順序集合の幾何万法。

### 3. 說明の詳略を説明

使衆の「界」知衆國（以下以〇部口と可す）卒也

徳國の國運万端を口々に述べたかつて説明する。

[illegible]

1. 人口増加および、CVD患者より二次性高血圧  
 1. Cを除外した時、高血圧および脳血管障害との  
 コンタクトカーネルを除外し、アルミニウム等の  
 1. 1, 12, 13, 14で示してXO8

□年□月□日□□□□。

DD






6 前記以外の発明者および代理人

(1) 発明者

大田府門真市大字町1006番地  
松下電器産業株式会社内  
氏名 田中 孝 田中 孝 田中 孝 田中 孝

(2) 代理人

大田府門真市大字町1006番地  
松下電器産業株式会社内  
氏名 (6132) 弁護士 栗野 重孝



53-81

## 手続補正審

昭和52年10月18日

特許法第17条の2による補正の掲載

昭和50年特許願第43972号(特開昭

51-118392号 昭和51年10月18日

発行公開特許公報51-1184号掲載)につ

いては特許法第17条の2による補正があったので

下記の通り掲載する。

庁内整理番号

日本分類

7210 57

99(5)H0

7216 57

99(5)C1

6426 57

99(5)E3

特許庁長官殿

1 事件の表示

昭和50年特許願第43972号

2 発明の名称

半導体装置の製造方法

3 補正をする者

事件との関係

特許出願人

住所

大阪府門真市大字門真1006番地

名称

(582)松下電器産業株式会社

代表者

山下俊彦

4 代理人

〒571

住所

大阪府門真市大字門真1006番地

松下電器産業株式会社内

氏名

(5971)井理士 中尾敏男

(ほか1名)

(連絡先 電話(区別)437-1121 特許分室)

6 補正の対象

(1) 明細書の特許請求の範囲の図

6 補正の内容

(1) 明細書の特許請求の範囲を別紙の通り補正いたします。



## 特許請求の範囲

一導電型半導体基板上に形成した二酸化硅素膜上に、この二酸化硅素膜に比し、食刻速度の小なる絶縁膜層を亘設して二直層を形成する工程と、この二直層を選択的に写真食刻し、前記半導体基板の一部を露出する工程と、前記半導体基板の露出部に絶縁膜を形成する工程と、この絶縁膜および二直層上に導電膜を被覆して被選択的に前記導電膜を食刻する工程と、前記導電膜をマスクとして、前記絶縁膜を選択的に食刻して前記基板を露出し、不純物を拡散する工程と、少なくとも上記半導体基板および導電膜上に絶縁膜層を形成した後、電極コンタクトのための孔を選択的に写真食刻する工程と、金口記録を形成する工程とを備えたことを特徴とする半導体装置の製造方法。

Translation of  
Pat. Laid-open Pub. No. 51-118392

1. Title of the Invention

METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE

2. Scope of the Patent Claim

A method for manufacturing a semiconductor device, characterized by comprising: a step of forming a double layer by laying over a silicon dioxide film formed on a surface of a semiconductor substrate of one conductivity type an insulating material layer smaller in etching speed as compared with said silicon dioxide film; a step of exposing a portion of said semiconductor substrate by selectively photoetching said double layer; a step of forming an insulating film at an exposed portion of said semiconductor substrate; a step of depositing an electrically conductive film on said insulating film and said double layer and then selectively etching said electrically conductive film; a step of exposing said substrate by selectively etching said insulating film using said electrically conductive film as a mask and diffusing impurities; a step of forming an insulating film at least on said semiconductor substrate and said electrically conductive film and then selectively photoetching a hole for an electrode contact; and a step of forming a metal interconnection.

### 3. Detailed Description of the Invention

A conventional method for manufacturing a field effect type (hereinafter, simply referred to as MOS type) semiconductor device will be described with reference to Fig. 1.

On a semiconductor substrate 1 of one conductivity type, e.g., P type, is uniformly formed a field silicon oxide film 2 of approximately 7,000 Å by a thermal oxidation method (a), and then an opening is formed selectively by a common photoetching technique to have the substrate exposed (b). On the exposed substrate is formed a gate silicon oxide film 4 of 1,000 - 1,500 Å by a thermal oxidation method (c), and, furthermore, a polycrystalline silicon film 5 of approximately 4,000 Å is formed uniformly across the entire surface (d). Then, according to a common photoetching technique, the polycrystalline silicon film 5 is selectively removed to thereby form a gate electrode 6 (e). For example, 7 is a gate interconnection of another transistor. Then, using the electrode 6 and the interconnection 7 comprised of the remaining polycrystalline silicon film 5 as a mask, the gate silicon oxide film 4 is removed selectively by a buffered fluorine acid solution to thereby have the substrate exposed (f). Thereafter, an impurity layer opposite in polarity to the substrate is formed to thereby define source and drain regions 8 and 9.

After forming a silicon dioxide film 10 according to a

thermal oxidation method and CVD method, a contact hole between the substrate and the polycrystalline silicon film is formed and then an interconnection is defined by electrically conductive layers 11, 12, 13 and 14 of aluminum or the like, thereby constructing an MOS type semiconductor device.

However, according to such a manufacturing method, when etching the gate oxide film 4 using the polycrystalline silicon film 5 as a mask, the field oxide film 2 is etched at the same time, and, therefore, overhangs 15 and 16 are formed as shown in Fig. 1(f) at locations immediately below the interconnection 7 comprised of a polycrystalline silicon film on the field oxide film 2. As a result, for example, as shown in (g), the electrically conductive metal layer 14 may be disconnected at a portion 17. This will be further described with reference to Figs. 2 and 3.

As shown in Fig. 2(a), the amount  $x$  of side etching is substantially the same for the overhangs 15 and 16 of the interconnection 7 comprised of a polycrystalline silicon film on the gate oxide film 4 and the field oxide film 2. However, regarding the direction of depth, at a portion of the gate oxide film 4, since the silicon substrate 1 serves as a stopper against etching, etching does not proceed beyond the thickness  $y$  of the gate oxide film; whereas, the field oxide film 2 is thicker than the gate oxide film so that it is etched until  $x$  has been



reached. The condition obtained by the subsequent thermal oxidation is illustrated in Fig. 2(b). At a portion of gate oxide film 4, growth takes place from both sides of the silicon substrate 1 and the interconnection 7 approximately at the same speed and an oxide film 4' of  $Y/2$  or more grows so that the overhang 15 disappears. However, since the growing speed of an oxide film 2' which is formed on the field oxide film 2 is slower, the overhang 16' still remains, and there is formed a step t which is larger than the step above the gate oxide film 2. Moreover, even after the formation of a silicon dioxide film according to a CVD method, this step is not reduced. If a thick metal conductive layer 14 of aluminum or the like is formed with the overhang 16' present according to a vapor deposition or the like, the etching solution will penetrate into the overhang portion, so that etching of the metal layer 14 takes place from the side of overhang 16'. As a result, there arises a disadvantage of narrowing of a pattern or production of disconnection at portion 17 as shown in Fig. 3.

Under the circumstances, in accordance with the present invention, focusing on the drawbacks of the prior art, there is provided a method for manufacturing a semiconductor device which includes forming an insulating film having an etching speed smaller than that of a silicon dioxide film against a buffered fluorine acid solution between a field oxide film and a

polycrystalline silicon film, so that the field oxide film is not etched during etching of the gate oxide film and devices are not adversely affected.

Hereinbelow, an embodiment of the present invention will be described with reference to Fig. 4.

In the first place, on a semiconductor substrate 21 of one conductivity type, e.g., P type, is uniformly formed a silicon dioxide film 22, for example, to 6,000 Å according to a thermal oxidation method, and then an insulating material layer 23 having an etching speed smaller than that of a silicon dioxide film against a buffered fluorine acid solution, e.g., a silicon nitride film, is formed to the thickness of 500 Å according to a CVD method to thereby define a double layer (a). After forming a predetermined pattern using a photoresist film, etching is carried out at 80 °C using an etching solution which etches the silicon dioxide film and the silicon nitride film at the same etching speed, such as a solution containing fluorine acid and water at the weight ratio of 0.5/1. Since the etching speed is the same, even if this double layer is etched at the same time, no overhang of silicon nitride film 23 is formed (b).

Then, on the substrate 24, which has been exposed as a result of the above-mentioned etching, is formed a gate oxide film 25 to 1,000 Å (c), and then an electrically conductive film 26, such as a polycrystalline silicon film, is uniformly formed

APR 27 '93 10:28AM SSS THOMSON LEGAL  
934 JASUB 11.40 ROUNDTIME TONYO

to 4,000 Å across the entire surface (d). Thereafter, the polycrystalline silicon film 26 is formed into a predetermined pattern according to a common photoetching technique to thereby define a gate electrode 27 and other interconnection 28 (e). Then, using the electrode 27 and the interconnection 28 comprised of a polycrystalline silicon film as a mask, the gate oxide film 26 is etched by a buffered fluorine acid solution. In this instance, as different from the method of Fig. 1, since the silicon nitride film 23 is formed on the field oxide film 22, the silicon nitride film 23 is hardly etched by the buffered fluorine acid solution. Therefore, a step 29 of the polycrystalline silicon film 23 above the field oxide film 22 remains virtually unchanged at approximately 4,000 Å even after the exposure of the substrate 21 by etching the gate oxide film 26 so that no overhang is produced. Then, as an exposed portion of the substrate, an impurity layer opposite in conductivity type to the substrate is formed to thereby form source and drain regions 30 and 31, respectively (f).

Thereafter, a silicon dioxide film 32 is formed to 3,000 Å across the entire surface uniformly according to a thermal oxidation method or CVD method, and then a hole for use in an electrode contact is selectively formed, followed by a step of vapor depositing a metal, such as aluminum, to thereby form source, gate and drain interconnections 32, 33 and 34,

respectively, and other metal interconnection 33, so that there is formed an MOS type semiconductor device shown in (g).

As described above, according to a manufacturing method of the present invention, since no undercut is produced at an edge portion of a polycrystalline silicon film on a field oxide film, a thermal oxide film subsequent to the formation of an impurity layer can be thin, and no disconnection is produced even if the thickness of a metal interconnection is larger than the thickness of a polycrystalline silicon film. In addition, since no silicon nitride film is formed on the gate oxide film, no problems associated with a composite insulating film gate are produced. Besides, as compared with the prior art process, the number of photoetching steps is not increased, and an implementation can be carried out easily using the same mask, so that the industrial value of the present invention is very high.

#### 4. Brief Description of the Invention

Figs. 1(a)-(g) are cross sectional views for explaining a prior art process for manufacturing an MOS transistor;

Fig. 2(a) is a cross sectional view showing the main portion of a step of Fig. 1(b) on an enlarged scale;

Fig. 2(b) is a cross sectional view showing the condition after forming an oxide film in Fig. 2(a);

Fig. 3 is a cross sectional view showing the main portion of

Fig. 1(g) on an enlarged scale; and

Figs. 4(a)-(g) are cross sectional views of a method for manufacturing an MOS type semiconductor device according to an embodiment of the present invention.

- 21: P type semiconductor substrate
- 22: Silicon dioxide film
- 23: Silicon nitride film
- 25: Gate oxide film
- 26: Polycrystalline silicon film
- 27, 28: Gate electrode & interconnection
- 30, 31: source and drain regions
- 32: Silicon dioxide film
- 32, 33, 34: Source, gate and drain interconnections
- 35: Metal interconnection